Public reporting burden tor this collection ot intormation is estimated to average 1 hour per response, including tile time tor reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. previously possible, although the DSS concept has A new dimension of space mission architecture design is existed since the first satellite constellation. Burns emerging where hundreds to thousands of very small defines a DSS as "an end-to-end system including two satellites will collectively perform missions in a or more space vehicles and a cooperative infrastructure distributed fashion. To support this architecture, high for science measurement, data acquisition, processing, volume production of femto-scale satellites at low cost is analysis and distribution" [2]. Jilla offers a more simple required. This paper reports on the assessment of using definition, where a DSS is "a system of multiple satellites SpaceChip, which is a monolithic "satellite-on-a-chip" designed to work in a coordinated fashion to perform a based on complementary metal-on-silicon (CMOS) mission" [3]. technology, for limited distributed space missions.
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REPORT NUMBER C104-1825 definitions for a DSS. The first definition, which is (VSS) designs to support the surging demand for defined in this paper as Type I hereafter, describes missions based on new distributed satellite system missions where multiple satellites are sparsely (DSS) architectures. Due to the success of early DSSs distributed using traditional constellation designs in order such as GPS and IRIDIUM, new Earth-orbiting and to meet various mission requirements. Type I scenarios interplanetary mission concepts are emerging that do not typically require precision orientation between require hundreds to thousands of VSSs, analogous to spacecraft and may not employ any propulsive wireless sensor networks in space. In order to support stationkeeping. Traditionally, multiple satellites are these large numbers with unavoidable budget and connected via ground systems. More recently, launch vehicle constraints, a flexible and masscrosslinks have enabled a higher degree of autonomy producible VSS bus design is needed. To support the and interconnectivity. As will be presented in the claim for such a bus, an overview of distributed space upcoming examples, just about any satellite system missions (DSMs) is presented first, clarifying common employing a constellation of two or more satellites and often misused terms such as swarms, clusters, and qualifies as a Type I DSS. formation flying.
SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES) 10. SPONSORING/MONITORING
THE DEPARTMENT OF THE AIR FORCE
Shaw goes on to discuss the Type II scenario, which This paper reports on the assessment of using introduces the concept of a local "cluster," where SpaceChip, which is a monolithic "satellite-on-a-chip" satellites are more closely spaced in the same orbit and based on complementary metal-on-silicon (CMOS) are trained together on a common target. Optionally, technology, for limited distributed space missions.
this cluster of satellites may have a more complex SpaceChip is part of a larger research effort to optimise configuration, namely a "formation." Formation flying VSS design for a selection of DSMs where real-time, requires that satellites in a cluster maintain precise simultaneous, and distributed sensing is required [1] .
spacing and orientation relative to each other, with the level of precision based on mission requirements. This DISTRIBUTED SPACE MISSIONS REVIEW directly implies that the spacecraft must have precision The interchangeable terms, distributed satellite system location knowledge of each other and a propulsion and distributed space system, now evokes the promise system to maintain the formation, as a formation cannot of realising satellite missions that have not been naturally exist in orbit. The basic idea behind formation 1 Copyright © 2006 ASME flying is to synthesise an aperture, antenna, or some a technology pathfinder mission to explore the feasibility other sensor suite for the purpose of achieving of fielding their own system, named Galileo [10] . All performance levels that cannot be achieved by the three navigation systems discussed are clearly a Type I largest satellite today performing a similar mission. To DSS that do not employ crosslinks. date, most aspects of this concept have been widely studied, but the first implementation has yet to be Commercial imagery applications are also widespread realised, with the exception of a few crude experiments, where satellites take visible and IR images of specific regions of interest in the world. Commercial imagery is Figure 1 illustrates the basic breakdown of DSSs as used for mapping requirements, agricultural data, commonly found in the literature. These relationships disaster monitoring, and other generic requirements. will be important to remember while reviewing the Systems such as QuickBird, OrbView, IKONOS, SPOT, related missions and systems.
The focus of this and Landsat offer resolutions as good as 0.6 meters and research is on space sensor networks implemented as are all classified as medium to large satellites. However, Type I with crosslinks.
none of these systems can be classified as a DSS, as they are all single-satellite systems, although some irecent consolidation in the industry has put forth the claim of new imaging constellation. .PROPOSED DISTRIBUTED SPACE MISSIONS There has been a recent literary explosion, in terms of DSS related topics in the past 10 years. In publications Garrison summarises the first, largest, and best example of the American Institute of Aeronautics and Astronautics to date of a Type I DSS: the IRIDIUM global comn-(AIAA) alone, the terms "distributed satellite systems," munications system launched in 1997 [5] . IRIDIUM is a "satellite formation flying," and "satellite cluster" have constellation of 66 satellites, each weighing 689 kg become very hot topics over the past ten years as (considered a medium or large satellite), which provides highlighted in Table 1 . The mention of "satellite cluster" global telecommunications services with very low latency in literature dating 1995 and earlier, denoted with an to users with compact handsets. The system has some asterisk, is exclusively on the topic of placing satellites at autonomy with very low communication latency due to very close distances in the GEO belt to address the crowding issue there.
Peters points out that IRIDIUM is the only commercial Norris has proposed that clusters of small satellites Das was the first to propose space based radar could be operating in LEO will eventually be used to "virtually" more effectively employed with formation flying clusters replace larger monolithic telecommunication satellites [18] . Similarly, multistatic radar may also be possible. [13] . There may be a demand for this someday as the Co-orbiting assistants/inspectors of larger mother ships GEO belt fills up, especially over the most populated such as large satellites, the space shuttle or the areas of the earth. Another variant of this idea, put forth international space station could be considered Type II if by Edery-Guirardo, is to augment larger satellite used in clusters as presented by Macke [19] . Zencik missions with a constellation of smaller communication proposes the use of GPS in cluster management [20] . relay satellites [14] . For the time being, large satellites in GEO appear to be the mainstay of high-bandwidth global Science and exploration missions are also a very communications.
promising area for very small satellites, with many proposals put forth employing a formation flying or One notable large-scale communication DSM that never swarm concept. These Type II concepts will be left the drawing board was the Teledesic system. With discussed in the next section.
Below is a list of conceptual designs proposing up to 840 satellites, proposed missions that require a Type I configuration: Teledesic was to provide the first global "internet in the sky" for the entire globe.
0 A proposed magnetospheric constellation mission that may reveal how the magnetotail behaves in The GPS, GLONASS, and up and coming Galileo response to solar wind variations among other mission have already been categorised as Type I DSSs.
fundamental scientific data [21] However, nowhere in the literature has anyone proposed a NASA's ultimate goal for widespread interplanetary a Type II mission or a larger-scale Type I mission. The exploration is based on the satellite-on-a-chip [22] logical explanation for this is that the current navigation M Monitoring and warning of large area space systems have known vulnerabilities to jamming [15] . For phenomena, notably Space Weather the GPS system in particular, next generation systems 0 Monitoring wide area highly time dependant will mitigate this vulnerability with the combination of phenomena, e.g. Aurora higher power RF signals with other anti-jam a Detailed characterisation of environments to support technologies, causing the mass to rise from the current exploration e.g. MARS atmosphere, Asteroid belt, 1,000 kg to an estimated 1,500 kg [16] . The jamming other planetary atmospheres, etc. environment will only get worse, requiring increased RF E Upper atmosphere monitoring, e.g. CO 2 levels in the power from space. This trend does not facilitate the use altitude range 60-250km of microsatellites or smaller, formation flying or not.
0 Lower atmosphere sounding, where rockets launched from Earth are too short duration and There are numerous envisioned remote sensing DSSs, costly, and conventional large satellites cannot costhowever none of them have gone beyond the concept effectively operate low enough without large phase.
The following are examples where large propellant expenditures -piconodes with low enough numbers of very small satellites are required: ballistic coefficients, could be launched and allowed to drift down through the atmosphere over short * Volcano, fire, or earthquake warning and detection periods -effectively disposable satellites * Treaty monitoring sentinels * Distress beacon monitoring on a global basis For more advanced missions, reconfigurability of the * Military application for space control [17] nodes would be required:
More advanced applications which require adaptation [24] .
Of those, eight were "CubeSats," which is a university student satellite standard defined by Stanford and Cal . Much more of downward trend from nanosatellites, to picosatellites, to their work will be presented later, but they are mainly femtosatellites. A histogram over the past fifteen years focused on innovative structures and propulsion. of sub-10 kg missions is given in Figure 3 [24] . The next section discusses proposed requirements for spacecraft HISTORY OF SATELLITE ON A CHIP designed for DSSs.
This section gives a history of all mentions of the term "satellite-on-a-chip" or "spacecraft-on-a-chip" in the As one can see, there over a dozen nanosatellites have literature. It is presented chronologically in time by flown over the past ten years. The most notable paragraph. Within each paragraph, the complete history nanosatellite that has flown to date is SNAP-I, which of the original finding is outlined. was the first nanosatellite with full attitude and orbit determination and control capabilities [25] .
The first mention of satellite-on-a-chip comes from an interview with A. Joshi, founder of Discovery Semiconductor, New Jersey in 1994 [34] . In the 4 Copyright © 2006 ASME interview, he is quoted as saying "We want to integrate "ChipSat [44] ." Unfortunately, another unrelated mission more functions of a satellite on a semiconductor chip to called "CHIPSat" botched the term with their acronym shrink the payload in weight.. .this project will tell us if we that stands for Cosmic Hot Interstellar Plasma can integrate more on the same chip down the road, and Spectrometer Satellite. In 2003, the Centre sponsored a be able to get a whole instrument on a chip." The master's thesis on integrating communication interview concludes with his stated goal of blending functionality into a small satellite system-on-a chip (SoC) electronic, optics, and micro electrical mechanical on-board computer (OBC) [45] . The idea was again system (MEMS) on a single chip. In 1998, we see advertised on a new website later that year [46] . That another news interview with A. Joshi, proposing an same year in a presentation with their partner Integrated Satellite (INT-SAT) [35] . The core of the commercial company, Surrey Satellite Technology Ltd. design is several "wafer size chips" which eventually (SSTL), their internal research and development portfolio lead to a satellite mass "below 10 kg." Also, in 1998, he suggested that they were working "towards satellite-onproposed a "monolithic infrared detector array" that a-chip [47] ." In an aggressive move in 2005, they supports the satellite-on-a-chip idea [36] . Later in 2000, presented a basic outline and initial design of a satellite-A. Joshi secured a U.S. patent on the topic, with a on-a-chip [1] . There are only a handful of other related "stacked array" of wafers at the core of the INT-SAT references that can be found in the literature, suggesting design [37] . Although a promising set of references, no this area is ripe for novel work. other work has been published in scholarly journals.
EMERGING SATELLITE-ON-A-CHIP TECHNOLOGIES The next thread of discussion was in 1995, buried in a At the beginning of the satellite-on-a-chip work, the 120-page final report for a military education course [38] .
monolithic approach was viewed as truly encompassing In the report, the president of AeroAstro was quoted as the spirit of the idea. As will be discussed in the design predicting that "a $100,000 satellite-on-a-chip could be concept in the next chapter, the monolithic approach available by the end of the decade and would cost less does have limits. One of the limits is that a complete that $50 million to develop." This quote is replicated design cannot exceed the reticle, which is limited by the among a few other published interviews. His prediction size of the mask set, which is used in the was not realized, nor has AeroAstro published any photolithography process to fabricate devices. In significant progress on the idea.
general, this limitation limits the maximum die size to approximately 360 mm 2 for modern processes, although NASA was the next organization to jump on the it generally grows over time. bandwagon in 1997 [22] . They launched the New Millennium program, where "The objective is to leap-frog To overcome this size limit, in the 1990s a technique currently planned technology developments to fulfil the called wafer-scale integration (WSI) was proposed and long-term vision of a spacecraft on a chip, accomplishing developed [48] . WSI allows for multiple reticle-sized all electronic, power control, computational, and designs to be co-located on the same wafer, and then communications functions on small integrated chips." connected together using various interconnection The New Millennium program supports new deep space techniques, allowing for a final product that in theory missions. In 1998, they launched a related education could be as large as the entire wafer, which can be from initiative-the Deep Space Systems Technology 100-300 mm in diameter. Unfortunately, the inherent Program (X-2000) that encouraged students to learn defects in the semiconductor manufacturing process about spacecraft avionics and presented that in the frustrated this idea and therefore never really saw future spacecraft-on-a-chip would be a reality [39] . From widespread adoption [49] . this time, NASA has widely been involved with and supported countless spacecraft miniaturization efforts.
MCM technology has quickly replaced the void that WSI was supposed to fill far large-scale system-on-a-chip The next rash of interest starts in 1999. Janson of The concepts [49] . An emerging variant of MCM technology Aerospace Corporation, California, is quoted with "The is a three-dimensional approach [50] . Although it offers goal is to one day build a satellite on a chip [40] ." In a higher density packaging, it is still more expensive than related article, Panetta, manager at the time of NASA's and not as accessible as traditional PCBs. nanosatellite program, was quoted with "If you really Advancements in individual IC packaging are keeping want to think far reaching, there's the possibility of a PCBs a very affordable option. However, for highfemtosatellite, essentially a solid-state satellite on a chip, density system-in-package efforts, MCM technology is weighing 100 grams or less [41] ." This is the first becoming the preferred approach [51] . mention of the term "femtosatellite" in the literature. The term is again mentioned in a related article in 2000 [42] .
As will be discussed in the design, a simple CMOS imager was selected as the payload for the satellite-onStarting in 2000, the Surrey Space Centre (SSC) is the a-chip feasibility study. Yadid-Pecht and Etiennenext organization to start referencing the idea, focusing
Cummings recently published in 2004 the definitive work on the data processing a control element [43] . They for CMOS imaging technology [52] . This text clearly launched a web page in 2002 on the idea, codenaming it outlines how to build a CMOS imager and gives results
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Copyright © 2006 ASME from many successful designs.
However, it is Instead of implementing a full-featured CPU on the highlighted in the Preface that the technology will should satellite, we will utilize a reduced instruction set (RISC) soon be incorporated in systems-on-a-chip.
design that takes up less space and power. In academia, some introductory thought has been given to We can confidently assume at this point that challenges miniaturizing flight computer components to a single chip in the power distribution, regulation, and control design [60] . There is also some complementary industry can be met with basic wiring, switching, and regulation interest in the topic [61] . These efforts all stem from a circuitry that are routinely implemented in CMOS [53] .
growing trend in developing system-on-a-chip for various The real challenge is integrated solar cells on CMOS. In applications, including space. general, solar cells are predominantly fabricated with modified silicon (Si) and Gallium Arsenide (GaAs)
Chien has written the definitive work for single-chip technologies, using distinctly different processes than digital radio technology [62] . The text gives a very good ones used for CMOS digital electronics.
overview of digital radio basics and a supporting overview of spread-spectrum communications. Then the Integrating solar power with digital circuitry has not been text reviews the design details for the RF and radio of interest until recently, with efforts like "Smart Dust," portions of a communication device. The text concludes however, most of these concepts rely on MCM-type with three very helpful chapters on digital RF design, integration [54] .
One very promising example digital radio design, and example single-chip digital radio demonstrates monolithically integrated solar-cells, implementations. It even suggests that single-chip radio CMOS transistors, and a basic MEMS structure built on designs should be monolithically integrated with other a highly-modified silicon-on-insulator (SOI) process [55] .
systems. Although SOI is growing in popularity, it is not yet a widely available commercial technology.
Despite the solar cell difficulties, the communication subsystem will turn out to be the chief limiting factor that Truly monolithic self-powered devices on bulk CMOS governs satellite-on-a-chip applicability.
Even if have been designed, built, and successfully tested. sufficient solar power can be generated to produce the Three good examples are a wireless sensor network corresponding downstream RF power, the limiting factor node [56] , an implantable device to restore loss of is the effectiveness of integrated antennas on CMOS human sight [57] , and other basic research [58] .
[63]. Currently the maximum range is only a few meters. Unfortunately, none of these publications addressed the issue of efficiency specifically. The other authors were EMERGING VSS FABRICATION TECHNOLOGIES unreachable, but in private correspondence with Blaauw, Since 1998, Helvajian and Janson have pioneered the it was revealed that their efficiency was less than 1%.
idea of microengineering of aerospace systems [64] . The next year, Helvajian published the first text on the To further understand the issue, Castafier, an expert in subject [65] . Helvajian has worked closely with Janson, solar cell design, was contacted via e-mail for assistance both working for the Aerospace Corporation, El [59] .
His overall recommendation was as follows: Segundo, CA, who have published several recent works "People tend to process separately CMOS and PV on various VSS concepts, usually based on MEMS modules and try to package them using high density and/or micromachining [66] . One of the earliest packaging or hybrid packaging and then can get the approaches was an "all silicon" approach, where the most of the two separate technologies." satellite is constructed with miniature components [67] . Janson only touches on leveraging CMOS technology He offered a more detailed explanation: "In my view all [68] while continuing to inform the space community of CMOS technology is not very careful with the value of the upcoming emergence of technologies specifically the carrier lifetimes in the processed devices as CMOS target at developing VSSs [69] . A further refinement of transistors are not sensitive to those parameters to a the idea uses glass and ceramic materials to make large extent. However solar cells are, so using the same specific parts of the satellite, such as the structure and CMOS process to build solar cells will end up with low propulsion subsystems [70] . efficiency. Moreover in order to build series arrays (which you 'need in order to raise the output voltage to Around the time Helvajian and Janson introduced these meet the load requirements), you are very limited as you ideas, Xuwen and later Shul, published similar concepts, will be using the well of the p-MOS transistors to build but no follow-on effort has emerged [71] [72] . During this the base of the solar cells. This ends up with very same time, the concept of multifunctional structures and shallow devices, and as silicon is an indirect gap architectures are starting to emerge to support the idea material, the efficiency is very sensitive to the thickness of mass production of very low cost VSSs [73] . This of the effective base layer. In addition to that I don't thought fostered the "responsive space" movement [74] , know if the CMOS people will be happy having a lot of where satellite systems could be built and deployed very carriers in the bulk not collected by the solar cells which rapidly based on leveraging streamlined manufacturing are at the top." Obviously, commercial CMOS presents processes and modular technologies [75] . a challenge here.
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SATELLITE-ON-A-CHIP FEASIBILITY STUDY
Electrical Power Subsystem Requirements SpaceChip is the "codename" for the first satellite-on-a-• The power source will be solar energy via integrated chip endeavour. Along with the literature review of photovoltaic cells satellite-on-a-chip presented in Chapter 2, this feasibility 0 Investigate secondary power options for eclipse study is simply a "back of the envelope" design using periods Wertz and Larson's Space Mission Analysis and Design (SMAD) principles [76] .
Most space systems Data Handling Requirements engineering projects begin with a known mission to N Minimal microcontroller to perform mission with accomplish. In this case, the "mission" was to determine possible non-volatile memory what the technical limitations of a satellite-on-a-chip N Radiation hardening by design to prevent latchup would be. and minimize single event upset
A mission statement is composed of an objective, the Communication Requirements users, and the operations concept.
The
Attitude Determination and Control Requirements will grow based on the interest in using satellite-on-aa No attitude determination requirement chip technology to enable envisioned and yet-to-be-E Investigate passive attitude control techniques for discovered distributed mission concepts.
optimal solar power collection
The initial operations concept will be to deploy a small Orbit Determination and Control Requirements, including number of SpaceChips from a host nano-or Propulsion microsatellite in LEO. The mission objective is to be * Investigate technologies performed within a week of separation. This host satellite will serve as the communications relay to Thermal Control Requirements transmit SpaceChip data to the SSTL ground station.
0 Passive control Based on the mission statement developed in the SPACECHIP PAYLOAD SELECTION previous section, a set of system requirements were Initially, a survey of potential payloads was performed to derived. These system requirements will be used to determine what payload could be integrated onto a focus the design of SpaceChip:
CMOS die that could demonstrate a recognizable mission. MEMS payload options were primarily Top Level Requirements eliminated due to the fact that they could not be "* SpaceChip must be implemented on a commercial monolithically integrated in CMOS. Secondary reasons CMOS process, suitable for integration of digital, were based on size, mass, or power requirements that analogue, and RF components seemed impossible to meet. The search quickly "* SpaceChip must meet all mission objectives and revealed only one suitable payload-a digital imager. support the operations concept Charge coupled devices (CCD) have been the mainstay Payload Requirements of digital imaging. CCDs, however, have some major * The payload will be a CMOS imager with 4,096 disadvantages concerning our application. They are pixels in a 64x64 arrangement built using non-mainstream semiconductor fabrication techniques, have a relatively high power requirement, Orbit Requirements and cannot be integrated with support circuitry * SpaceChip will be designed to operate in LEO monolithically with standard complementary metal-onsilicon (CMOS) processes. However, in the last decade, Configuration and Structure Requirements monolithic digital imagers built in CMOS have become a "* SpaceChip will closely conform to the monolithic promising technology and may eventually replace CCD "satellite-on-a-chip" definition technology. Not only is it convenient for monolithic "* SpaceChip will not exceed the typical CMOS CMOS integration, it is inherently low power and more process reticle limit of 18 x 20 mm sensitive, although the image quality is not as good [77] . 10 g or less in mass * Interface and ejection mechanism from host
The definitive text on CMOS imagers gives an overview spacecraft or launcher of silicon-based phototransduction, with a complete comparison of CCD and CMOS technologies [52] .
Copyright © 2006 ASME CMOS-based technology is thereafter referred to as an
The mass of a typical 200 mm (or 8 in. diameter active pixel sensor (APS). A chapter on modelling and reference) silicon wafer would have a mass of nearly 55 one on analysis follow, which lead into the most g, assuming a density of silicon of 2330 kg/m 3 and an important chapter, APS design.
The APS design average wafer thickness of 0.75 mm. However, the chapter highlights a CMOS APS test chip fabricated in maximum reticle area limits the die mass to 1 g. Hewlett-Packard (HP) 0.5 gm technology. The APS chip featured a very low power 64 x 64 pixel array. The SPACECHIP ELECTRICAL POWER SUBSYSTEM technique presented in this chapter is easily repeatable A spacecraft EPS is typically composed of four basic and has obviously been demonstrated in CMOS. This functions: power source, energy storage, power design will be the baseline for the SpaceChip payload, distribution, and power regulation and control [76] . The The issue of a lens requirement has arisen, but a most important issue to address then is the power promising solution is an integrated diffraction lens source and energy storage, as distribution, power recently demonstrated [78] . regulation and control have already been addressed in the literature [53] .
SPACECHIP CONFIGURATION AND STRUCTURE
Once the payload is defined, the most important thing to Typical spacecraft designs can consider using various do first is to develop the spacecraft configuration. The implementations of solar, chemical, or even nuclear "configuration" describes the physical relationship power generation techniques. Chemical and nuclear between the payload and subsystem components.
technologies are not suitable as they go well beyond the Usually, the process starts with a simple sketch of the confines of the satellite-on-a-chip definition. Solar satellite, focused on the best location for the payload, energy is the option that remains. Because we are ash shown in Figure 4 . With a basic configuration, unlikely to use some type of thermal conversion subsystems are integrated to support the payload's technique, the obvious choice is photovoltaic (PV) cells. power, data handling, communications, attitude control, As discussed in the literature review, the best efficiency propulsion, and thermal control requirements.
An achieved for integrated solar cells in CMOS is only 1%. overview of subsystem development that supports satellite-on-a-chip is presented in the following sections. Now we have enough data to perform a preliminary sizing of the EPS system. Typically, the gross
Digital Radio
PowerControl assumption is that 40% of the operating power will come
Circuit
Central Processing from the payload, which is assumed to be no more than on-a-chip with three competing methods: miniaturised, Thermal 0.00% 0 MCM, and monolithic. The only publication that has Structure 0.00% 0 proposed a strictly monolithic approach was written by 100% 1.13 mW the author [1]. The final satellite-on-a-chip configuration will be as monolithic as possible, but in summary, a One major design parameter that must be known before configuration of two CMOS dies back-to-back to meet EPS sizing can continue is the orbit description. An minimum design requirements will emerge. assumption is made here, simply be based on the fact To make the idea more concrete, let us assume that a that any demonstration mission will most likely be hosted satellite-on-a-chip could be built on a modern by a future SSTL remote sensing satellite, which semiconductor process available for prototype runs, normally fly in 686 km sun-synchronous orbits. This such as the austriamicrosystems 0.35it process gives a semi-major axis a of 7064 kin, a period P of 98.5 optimised for integrated CMOS imaging applications. min using Equation 1 and an earth angular radius p of 8 Copyright © 2006 ASME 64.5 degrees using Equation 2, assuming an Earth incidence angle 9 on the satellite. Since we basically radius of RD of 6378 km and a gravitational parameter po have a two-dimensional structure, we lose the of 3.986x105 km 3 /s 2 . The time in the eclipse T, is then advantage of having a more cube-like shape, where at found to be 35.7 min using Equation 3, which when least more than one surface is illuminated at all times. taken from the total orbital period, gives a time in the sun The power output from a solar array is not linear, but T, of 58.9 min.
instead is a cosine function of the angle of incident light a-3 from the normal. However, for the sake of simplicity, we 2)rwill assume at this time an average 0 of 450. The average annual solar flux value is 1358 W/m 2 . As stated previously, the assumed efficiency 77 is 1%.
Id is P nf R.. Although this value is typically 90%, it is assumed to be e 3600 (3) higher due to the monolithic integration.
One other essential decision must be made before
With all these preliminary assumptions, we find a proceeding with the EPS sizing. Typically, satellites beginning-of-life power output PBOL of 9.6 W/m 2 . End-ofallocate a portion of the EPS budget to battery charging life power output does not need to be considered for a so that limited operations can continue in the eclipse week-long mission, but is usually 3% per year for silicon period of the orbit. If 10% of the EPS budget were used based solar cells. This result then gives us an as an estimate for "keep alive power," for example, to keep the volatile memory intact, this would be approximate area of only 12x12 mm. This is a promising kepprh olat100 iW. The power storage required is result, as this is approximately one-third of the reticle, approximately 100 1.0. The power need e quire is leaving the remaining area for the payload and other simply the product of the power needed in the eclipse sytmwihecwllbmuhmaer and the time in the eclipse, which is a requirement of systems, which each will be much smaller.
214 mWs or 214 mJ.
PBoL = (solarflux)(77)(I4) cos 0(6)
A final note on the other basic EPS components The only way to store energy in CMOS is with an responsible for power distribution, regulation, and integrated capacitor. This can be done by laying out control. Power distribution is simply the wiring that will large planes of metal, separated by an insulating layer of be used to provide power to the various systems. Power silicon dioxide.
Capacitors in CMOS have been regulation will ensure that power coming from the source commonly used in analogue applications for some time (either solar generated or stored power) will be delivered [80] . To calculate the necessary capacitor size to store to the remaining systems at a regulated voltage. We this energy, we simply use the capacitor energy storage can implement a simple regulation scheme using Equation 4, an operating voltage of 2.5V, and the energy resistors, diodes, transistors, and capacitors, all which result w of 214 mJ found before.
This gives a can be built in silicon. Finally, power control can be capacitance, C, of 68.5 mF, which is a very large result.
simply implemented by using basic CMOS switches to A typical capacitance area value for CMOS processes is switch various components of the subsystems [53]. 4.8 fF/ ýIm 2 . A capacitor the size of the 18 x 20 mm reticle would only produce a capacitance of 1.7 ptF, near Another broad-scope issue that complicates the puritan 40,000 times less than required! With this dismal result, satellite-on-a-chip configuration is that the resulting it is apparent that if eclipse operations are desired, a design is inherently two-dimensional utilizing one side of non-monolithic approach must be considered. For the the wafer. Such a configuration is unacceptable, as the time being, eclipse operations will not be considered.
system could go long periods of time without power if the 1 2 inactive side faces the sun. Due to these physical W= 2C2 (4) constraints, a proposed deviation from the pure satelliteTo continue the EPS sizing problem, we must now on-a-chip definition should be considered. SpaceChip determine the required power output of the solar cells could be composed of two identical 18x20 mm die dee using Equation 5.
Assuming a transmission sandwiched together, with the active sides facing efficiency during the day Xd of 0.85 an eclipse power outward. Neither WSI nor die bonding will be used, as requirement Pe of zero, the power required out of the only one side at a time will be illuminated. solar array is 1.33 mW.
SPACECHIP DATA HANDLING SUBSYSTEM pe=ePdTd +Te
The data handling subsystem is basically the on-board P Xd +X, computer for the satellite, responsible for several jobs. It receives, validates, decodes, and distributes commands Finally, we must determine the area of the solar array from the ground, payload, or a subsystem to other itself using Equation 6. For now, this calculation will spacecraft subsystems. It also gathers, processes, and have to make a major assumption about the average formats spacecraft housekeeping and mission data for 9 Copyright © 2006 ASME downlink or use on board. This subsystem is usually the occurs in one system producing an erroneous result, the most difficult to define early in the design due to the majority result allows the process continues without vague hardware and software requirements from the error. This type of EDAC scheme adds complexity, cost, payload and subsystems. and additional power requirements At a minimum, however, we would expect it to be The problem can be more elegantly solved at the composed of a central processing unit (CPU) that can integrated circuit level using a CMOS device layout understand basic commands and execute them. It will technique called "hardened by design" to mitigate both also have various types of volatile memory. A tough part total ionizing dose and single event phenomena as of its design is the interface requirements to the other illustrated in Figure 4 . systems.
This usually involves analogue-to-digital converters to measure voltage and temperature [80] .
The SpaceChip data handling subsystem will be composed of a small microcontroller that is customdesigned for this application, versus using a power hungry and unnecessarily over-capable CPU core. This microcontroller will be synthesized from hardware description language code that describes the minimum functionality.
"'ý
To power up and run any CPU, a reset function and The technique is not without fault, as there are power used.
For our application, a clock source can be and area penalties. By laying out the n-type transistors generated on chip with a simple ring oscillator. To in an annular shape, the mechanisms that cause further enhance the design, asynchronous logic may be transistor leakage from ionizing radiation are eliminated. explored to eliminate the clock signal and reduce power, Increasing the drive strength (length) of the transistors which has been investigated previously [81] .
themselves increases the threshold where single event upsets occur from a high-energy particle strike. Finally, Besides taking a RISC microcontroller approach, a topadding p+ and n+ (highly doped material normally level design issue that plagues data handling systems available in a CMOS fabrication process) guard rings operating in space is the natural radiation environment, around the transistor areas prevent SEL [82] . The radiation environment is composed ionizing radiation that causes gradual system degradation and SPACECHIP COMMUNICATIONS SUBSYSTEM high-energy particles, such as electrons, protons, and An obvious challenge for a satellite-on-a-chip is the heavy ions, causing single event phenomena. A full communications link between the ground and the description of the damage process in CMOS due to satellite. In addition, the satellite-on-a-chip concept radiation cannot be given here, but its effects are presents an additional unique challenge. First, due to its summarised here [82] .
limited size, the onboard RF transmit power must be significant for an effective downlink. Early calculations In LEO, where we are proposing to fly, the pervasive revealed that the corresponding electrical power to problem is single event upset. However, total ionizing generate the minimum RF power would require an dose is still an issue for longer missions or applications integrated solar array area of at least 50 cm 2 , which is such as this, where we are essentially flying an well outside of the 3.6 cm 2 area of the largest die. unshielded bare die. System engineers typically apply a variety of mitigation strategies against radiation at all Another challenge is that the ground station must know levels, starting with the basic shielding of the spacecraft exactly where the satellite is to avoid pointing losses with structure itself. However, since we are basically flying a its required high gain antennas. Due to the extremely bare silicon wafer with a very thin layer of passivation, a small size of a satellite-on-a-chip, it is unlikely that novel approach must be used. current space surveillance networks would be able to detect it and provide orbital element data. High energy particles in LEO can cause single event effects (SEE), such as upset (SEU), which is temporary, The strategy to meeting these challenges is to avoid and latchup (SEL), which can only be restored by power them altogether. A possible architecture would rely on a cycling and can be permanently damaging in extreme supporting microsatellite in orbit that can serve as a cases.
Most space systems using commercial relay to the ground station. Then, numerous satelliteselectronics employ error detection and correction on-a-chip could be evenly distributed in that orbit with a (EDAC) techniques utilising multiple redundant systems maximum separation of only a few kilometres, using running in parallel and "vote." This way, if an SEU each other as wireless network nodes, ultimately 10 Copyright © 2006 ASME communicating with the ground station via the typically employ a passive gravity gradient boom to supporting microsatellite. A low-power on-chip digital achieve crude pointing then fine-tune it with radio could be implemented for communication over electromagnets (magnetorquers). The magnetorquers those short distances. must be controlled with an algorithm that has the knowledge of where the spacecraft is pointing, usually The requirement for the communication subsystem is to by using a sun sensor coupled with compass-like communicate between SpaceChips and the on-orbit devices (magnetometers). The magnetorquer with supporting microsatellite using an integrated digital radio magnetometer combination is especially advantageous solution. It was initially determined that an RF transmit to small satellites, due to the mass savings [83] . More power of 1 IiW could be achieved with an electrical demanding pointing requirements use a combination of power input of 1 mW, which has been budgeted for in star sensors, differential GPS, or solid-state gyroscopes the EPS design. Although coming up with the RF power to determine attitude. The attitude can then be was easy to solve, other non-trivial design issues that controlled with biased or unbiased reaction wheels, may arise are the integrated antenna design and EDAC, control moment gyros, or thrusters. other sensors currently used in small satellites are still No kTsR major sub-components, many times the size of a CMOS Appropriate worst-case parameters for a notional chip. So, it is apparent, that attitude determination will crosslink are the. following: frequency of 2.4 GHz, data not be able to be accomplished. rate of 300 bps, range of 1 km, (X/4) antennas (3.4 cm), and binary phase-shift keying modulation (BPSK) with Fortunately, the omnidirectional communications EDAC. With these parameters, it is possible to achieve antennas do not impose a pointing requirement. The a positive comm link margin. However, there is still a only real practical consideration is to keep the body rates fundamental problem here, as (X/4) antennas cannot be down enough where one side of SpaceChip could face placed on the largest die possible. Unfortunately, the the sun for a long enough time to take a picture and best results in literature show that integrated antennas in transmit the data. Granted, on any given attempt, CMOS yield a effective communication range of only a SpaceChip may not be pointing at the Earth. Hopefully, few meters [63] .
over the course of several attempts, an image or partial image could be captured. SPACECHIP ATTITUDE AND ORBIT DETERMINATION AND CONTROL SUBSYSTEM In order to stabilise the attitude on this simple mission, The AOCS system is usually further thought of and we can use two methods of passive control. First, we divided into the attitude (ADCS) and orbit control (OCS) will simply implement an inductor on chip [87] to act as a segments. Spacecraft ADCS keeps it pointing in a passive magnetorquer in the x-axis, which is in the plane desired direction to meet mission requirements, such as of the die. This will cause the x-axis to line up with the to take a picture, keep the solar arrays pointed towards earth's magnetic field lines, which run roughly north to the sun and antennas pointed towards the ground south. With the single magnetorquer, the y-axis, which station.
A variety of sensors and actuators can is also in the plan of the die, and the z-axis, which is accomplish this using active and/or passive means.
orthogonal to the die, to freely rotate about the x-axis. The detailed design investigates the number of turns of To keep the spacecraft pointed in a desired direction to "wire" that could be placed on the wafer, the current meet mission requirements, the current attitude must be required, and the torque produced. A trade-off would determined with certain accuracy over a given range.
then be found based on the torque required and the Once the current attitude is known, it must be controlled available electrical power. to a specified accuracy, while meeting range, jitter, drift, and settling time requirements. Not only does the The second method of attitude control is passive satellite and earth motion play a part here, small aerodynamics. A "drag tail" will be employed on one disturbance torques from the atmosphere, earth's edge to give that part slightly more drag. Hopefully this magnetic field, gravity gradient and solar radiation will keep SpaceChip from spinning around the x-axis pressure complicate the problem.
stabilized by magnetic force. A similar nanosatellite application has been proposed [85] . In general, satellite designers can meet pointing requirements by using active and/or passive means.
The OCS is a problem of navigation, guidance, and The simplest systems with nadir-pointing requirements control (NGC). Ideally, once a satellite is placed in the 11 Copyright © 2006 ASME desired mission orbit by the launch vehicle, it will stay using passive methods, such as phase changing there forever. However, there are many external forces materials. that cause the simplified earth-satellite two-body system to behave in a non-idealistic fashion.
The first Thermal control is an important issue, even for contributing factor is the oblateness (i.e. it is not a something as small as a satellite-on-a-chip. This first perfect sphere) of the earth that affects all orbits. The order design simply looks at the steady-state maximum second factor is the drag environment that is significant and minimum temperatures that the spacecraft would in orbits less than 1000 km in altitude.
encounter. These two points will simply serve as bounds to the problem, knowing that dynamic sunlightAccelerometers and gyroscopes have typically eclipse cycles will not allow time for extremes to be met. accomplished the precision navigation function, augmented by periodic position information uploaded Using the solar array modelling process in SMAD, we from space surveillance networks. MEMS can reasonably calculate the temperature extremes a accelerometers are also available, but again, cannot satellite-on-a-chip can experience, worst case. The monolithically integrate in CMOS. Recently, GPS has solar absorptivity constant a for a silicon wafer is 0.48 been acknowledged as an independent and reliable and the infrared emissivity e is 0.46 [90] . When the appropriate control lines are be verified in the laboratory and possibly solved by using activated, then the propellant is heated and released. a simple phase-changing thermal management However, at present, this technology requires very high substrate such as paraffin that the wafers would be activation voltages, is difficult to deliver symmetric thrust, adhered to in order to narrow the temperature range. and cannot be integrated in CMOS.
CONCLUSION SPACECHIP THERMAL SUBSYSTEM
The concept of satellite-on-a-chip has been assessed by There are no significant works, nor are they needed, on the notional design of SpaceChip. specifications is presented in Table 4 .
The next issue that limits application of SpaceChip is the 
